


DDR3 SDRAM UDIMM

MT16JTF25664AZ – 2GB MT16JTF51264AZ – 4GB MT16JTF1G64AZ – 8GB

Features

- DDR3 functionality and operations supported as per component data sheet
- 240-pin, unbuffered dual in-line memory module (UDIMM)
- Fast data transfer rates: PC3-14900, PC3-12800, PC3-10600, PC3-8500, or PC3-6400
- 2GB (256 Meg x 64), 4GB (512 Meg x 64), 8GB (1 Gig x 64)
- $V_{DD} = V_{DDO} = 1.5V \pm 0.75V$
- $V_{DDSPD} = 3.0-3.6V$
- Reset pin for improved system stability
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Dual rank
- 8 internal device banks for concurrent operation
- Fixed burst length (BL) of 8 and burst chop (BC) of 4 via the mode register
- Adjustable data-output drive strength
- Serial presence-detect (SPD) EEPROM
- Gold edge contacts
- · Halogen-free
- · Addresses are mirrored for second rank
- Fly-by topology
- Terminated control, command, and address bus

Figure 1: 240-Pin UDIMM (MO-269 R/C B)



Options	Marking
 Operating temperature¹ 	
- Commercial (0°C ≤ T_A ≤ +70°C)	None
- Industrial (-40° C \leq T _A \leq +85 $^{\circ}$ C)	I
• Package	
 240-pin DIMM (halogen-free) 	Z
• Frequency/CAS latency	
- 1.07ns @ CL = 13 (DDR3-1866)	-1G9
- 1.25ns @ CL = 11 (DDR3-1600)	-1G6
- 1.5ns @ CL = 9 (DDR3-1333)	-1G4
- 1.87ns @ CL = 7 (DDR3-1066)	-1G1

Note: 1. Contact Micron for industrial temperature module offerings.

Table 1: Key Timing Parameters

Speed Grade	Industry Nomenclature	CL = 13	CL = 11	CL = 10	CL = 9	CL = 8	CL = 7	CL = 6	CL = 5	^t RCD (ns)	^t RP (ns)	^t RC (ns)
-1G9	PC3-14900	1866	1600	1333	1333	1066	1066	800	667	13.125	13.125	47.125
-1G6	PC3-12800	1	1600	1333	1333	1066	1066	800	667	13.125	13.125	48.125
-1G4	PC3-10600	_	_	1333	1333	1066	1066	800	667	13.125	13.125	49.125
-1G1	PC3-8500	_	_	_	_	1066	1066	800	667	13.125	13.125	50.625
-1G0	PC3-8500	_	_	_	_	1066	_	800	667	15	15	52.5
-80B	PC3-6400	_	_	_	_	_	_	800	667	15	15	52.5



Table 2: Addressing

Parameter	2GB	4GB	8GB
Refresh count	8K	8K	8K
Row address	16K A[13:0]	32K A[14:0]	64K A[15:0]
Device bank address	8 BA[2:0]	8 BA[2:0]	8 BA[2:0]
Device page size per bank	1KB	1KB	1KB
Device configuration	1Gb (128 Meg x 8)	2Gb (256 Meg x 8)	4Gb (512 Meg x 8)
Column address	1K A[9:0]	1K A[9:0]	1K A[9:0]
Module rank address	2 S#[1:0]	2 S#[1:0]	2 S#[1:0]

Table 3: Part Numbers and Timing Parameters - 2GB

Base device: MT41J128M8, 1 1Gb DDR3 SDRAM

Part Number ²	Part Number ² Module Density		Module Band- width	Memory Clock/ Da- ta Rate	CL- ^t RCD- ^t RP (Clock Cycles)	
MT16JTF25664A(I)Z-1G9	2GB	256 Meg x 64	14.9 GB/s	1.07ns/1866 MT/s	13-13-13	
MT16JTF25664A(I)Z-1G6	2GB	256 Meg x 64	12.8 GB/s	1.25ns/1600 MT/s	11-11-11	
MT16JTF25664A(I)Z-1G4	2GB	256 Meg x 64	10.6 GB/s	1.5ns/1333 MT/s	9-9-9	
MT16JTF25664A(I)Z-1G1	2GB	256 Meg x 64	8.5 GB/s	1.87ns/1066 MT/s	7-7-7	

Table 4: Part Numbers and Timing Parameters - 4GB

Base device: MT41J256M8.1 2Gb DDR3 SDRAM

Part Number ²	Module Density	Configuration	Module Band- width	Memory Clock/ Da- ta Rate	CL- ^t RCD- ^t RP (Clock Cycles)
MT16JTF51264A(I)Z-1G9	4GB	512 Meg x 64	14.9 GB/s	1.07ns/1866 MT/s	13-13-13
MT16JTF51264A(I)Z-1G6	4GB	512 Meg x 64	12.8 GB/s	1.25ns/1600 MT/s	11-11-11
MT16JTF51264A(I)Z-1G4	4GB	512 Meg x 64	10.6 GB/s	1.5ns/1333 MT/s	9-9-9
MT16JTF51264A(I)Z-1G1	4GB	512 Meg x 64	8.5 GB/s	1.87ns/1066 MT/s	7-7-7

Table 5: Part Numbers and Timing Parameters – 8GB

Base device: MT41J512M8, 1 4Gb DDR3 SDRAM

	Module		Module	Memory Clock/	CL- ^t RCD- ^t RP	
Part Number ²	Density	Configuration	Bandwidth	Data Rate	(Clock Cycles)	
MT16JTF1G64A(I)Z-1G9	8GB	1 Gig x 64	14.9 GB/s	1.07ns/1866 MT/s	13-13-13	
MT16JTF1G64A(I)Z-1G6	8GB	1 Gig x 64	12.8 GB/s	1.25ns/1600 MT/s	11-11-11	
MT16JTF1G64A(I)Z-1G4	8GB	1 Gig x 64	10.6 GB/s	1.5ns/1333 MT/s	9-9-9	
MT16JTF1G64A(I)Z-1G1	8GB	1 Gig x 64	8.5 GB/s	1.87ns/1066 MT/s	7-7-7	

Notes: 1. Data sheets for the base device parts can be found on Micron's Web site.

2. All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT16JTF51264AZ-1G6K1.



Pin Assignments

Table 6: Pin Assignments

		24	40-Pin UD	IMM	Front			240-Pin UDIMM Back							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V_{REFDQ}	31	DQ25	61	A2	91	DQ41	121	V _{SS}	151	V _{SS}	181	A1	211	V _{SS}
2	V _{SS}	32	V _{SS}	62	V_{DD}	92	V _{SS}	122	DQ4	152	DM3	182	V_{DD}	212	DM5
3	DQ0	33	DQS3#	63	CK1	93	DQS5#	123	DQ5	153	NC	183	V_{DD}	213	NC
4	DQ1	34	DQS3	64	CK1#	94	DQS5	124	V _{SS}	154	V _{SS}	184	CK0	214	V _{SS}
5	V _{SS}	35	V _{SS}	65	V_{DD}	95	V _{SS}	125	DM0	155	DQ30	185	CK0#	215	DQ46
6	DQS0#	36	DQ26	66	V_{DD}	96	DQ42	126	NC	156	DQ31	186	V_{DD}	216	DQ47
7	DQS0	37	DQ27	67	V_{REFCA}	97	DQ43	127	V_{SS}	157	V_{SS}	187	NC	217	V_{SS}
8	V_{SS}	38	V _{SS}	68	NC	98	V_{SS}	128	DQ6	158	NC	188	A0	218	DQ52
9	DQ2	39	NC	69	V_{DD}	99	DQ48	129	DQ7	159	NC	189	V_{DD}	219	DQ53
10	DQ3	40	NC	70	A10	100	DQ49	130	V_{SS}	160	V_{SS}	190	BA1	220	V_{SS}
11	V_{SS}	41	V_{SS}	71	BA0	101	V_{SS}	131	DQ12	161	NC	191	V_{DD}	221	DM6
12	DQ8	42	NC	72	V_{DD}	102	DQS6#	132	DQ13	162	NC	192	RAS#	222	NC
13	DQ9	43	NC	73	WE#	103	DQS6	133	V_{SS}	163	V_{SS}	193	S0#	223	V_{SS}
14	V_{SS}	44	V_{SS}	74	CAS#	104	V_{SS}	134	DM1	164	NC	194	V_{DD}	224	DQ54
15	DQS1#	45	NC	75	V_{DD}	105	DQ50	135	NC	165	NC	195	ODT0	225	DQ55
16	DQS1	46	NC	76	S1#	106	DQ51	136	V_{SS}	166	V_{SS}	196	A13	226	V_{SS}
17	V_{SS}	47	V_{SS}	77	ODT1	107	V_{SS}	137	DQ14	167	NC	197	V_{DD}	227	DQ60
18	DQ10	48	NC	78	V_{DD}	108	DQ56	138	DQ15	168	RESET#	198	NC	228	DQ61
19	DQ11	49	NC	79	NC	109	DQ57	139	V_{SS}	169	CKE1	199	V_{SS}	229	V_{SS}
20	V_{SS}	50	CKE0	80	V_{SS}	110	V_{SS}	140	DQ20	170	V_{DD}	200	DQ36	230	DM7
21	DQ16	51	V_{DD}	81	DQ32	111	DQS7#	141	DQ21	171	NC/A15 ¹	201	DQ37	231	NC
22	DQ17	52	BA2	82	DQ33	112	DQS7	142	V_{SS}	172	NC/A14 ²	202	V_{SS}	232	V_{SS}
23	V_{SS}	53	NC	83	V_{SS}	113	V_{SS}	143	DM2	173	V_{DD}	203	DM4	233	DQ62
24	DQS2#	54	V_{DD}	84	DQS4#	114	DQ58	144	NC	174	A12	204	NC	234	DQ63
25	DQS2	55	A11	85	DQS4	115	DQ59	145	V_{SS}	175	A9	205	V_{SS}	235	V_{SS}
26	V_{SS}	56	A7	86	V _{SS}	116	V_{SS}	146	DQ22	176	V_{DD}	206	DQ38	236	V_{DDSPD}
27	DQ18	57	V_{DD}	87	DQ34	117	SA0	147	DQ23	177	A8	207	DQ39	237	SA1
28	DQ19	58	A5	88	DQ35	118	SCL	148	V_{SS}	178	A6	208	V_{SS}	238	SDA
29	V_{SS}	59	A4	89	V _{SS}	119	SA2	149	DQ28	179	V_{DD}	209	DQ44	239	V_{SS}
30	DQ24	60	V_{DD}	90	DQ40	120	V_{TT}	150	DQ29	180	А3	210	DQ45	240	V _{TT}

- Notes: 1. Pin 171 is NC for 2GB and 4GB, A15 for 8GB.
 - 2. Pin 172 is NC for 2GB, A14 for 4GB and 8GB.



Pin Descriptions

The pin description table below is a comprehensive list of all possible pins for all DDR3 modules. All pins listed may not be supported on this module. See Pin Assignments for information specific to this module.

Table 7: Pin Descriptions

Symbol	Туре	Description
Ax	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BAx) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. See the Pin Assignments Table for density-specific addressing information.
BAx	Input	Bank address inputs: Define the device bank to which an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command.
CKx, CKx#	Input	Clock: Differential clock inputs. All control, command, and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#.
CKEx	Input	Clock enable: Enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM.
DMx	Input	Data mask (x8 devices only): DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with that input data, during a write access. Although DM pins are input-only, DM loading is designed to match that of the DQ and DQS pins.
ODTx	Input	On-die termination: Enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to the following pins: DQ, DQS, DQS#, DM, and CB. The ODT input will be ignored if disabled via the LOAD MODE command.
Par_In	Input	Parity input: Parity bit for Ax, RAS#, CAS#, and WE#.
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.
RESET#	Input (LVCMOS)	Reset: RESET# is an active LOW asychronous input that is connected to each DRAM and the registering clock driver. After RESET# goes HIGH, the DRAM must be reinitialized as though a normal power-up was executed.
Sx#	Input	Chip select: Enables (registered LOW) and disables (registered HIGH) the command decoder.
SAx	Input	Serial address inputs: Used to configure the temperature sensor/SPD EEPROM address range on the I ² C bus.
SCL	Input	Serial clock for temperature sensor/SPD EEPROM: Used to synchronize communication to and from the temperature sensor/SPD EEPROM on the I ² C bus.
CBx	I/O	Check bits: Used for system error detection and correction.
DQx	I/O	Data input/output: Bidirectional data bus.
DQSx, DQSx#	I/O	Data strobe: Differential data strobes. Output with read data; edge-aligned with read data; input with write data; center-aligned with write data.



2GB, 4GB, 8GB (x64, DR) 240-Pin DDR3 UDIMM Pin Descriptions

Table 7: Pin Descriptions (Continued)

Symbol	Туре	Description
SDA	I/O	Serial data: Used to transfer addresses and data into and out of the temperature sensor/SPD EEPROM on the I ² C bus.
TDQSx, TDQSx#	Output	Redundant data strobe (x8 devices only): TDQS is enabled/disabled via the LOAD MODE command to the extended mode register (EMR). When TDQS is enabled, DM is disabled and TDQS and TDQS# provide termination resistance; otherwise, TDQS# are no function.
Err_Out#	Output (open drain)	Parity error output: Parity error found on the command and address bus.
EVENT#	Output (open drain)	Temperature event: The EVENT# pin is asserted by the temperature sensor when critical temperature thresholds have been exceeded.
V _{DD}	Supply	Power supply: 1.5V ± 0.075 V. The component V_{DD} and V_{DDQ} are connected to the module V_{DD} .
V _{DDSPD}	Supply	Temperature sensor/SPD EEPROM power supply: 3.0-3.6V.
V _{REFCA}	Supply	Reference voltage: Control, command, and address V _{DD} /2.
V _{REFDQ}	Supply	Reference voltage: DQ, DM V _{DD} /2.
V _{SS}	Supply	Ground.
V _{TT}	Supply	Termination voltage: Used for control, command, and address V _{DD} /2.
NC	_	No connect: These pins are not connected on the module.
NF	_	No function: These pins are connected within the module, but provide no functionality.



DQ Map

Table 8: Component-to-Module DQ Map

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U1	0	2	9	U2	0	10	18
	1	5	123		1	13	132
	2	7	129		2	15	138
	3	1	4		3	9	13
	4	6	128		4	14	137
	5	4	122		5	12	131
	6	3	10		6	11	19
	7	0	3		7	8	12
U3	0	18	27	U4	0	26	36
	1	21	141		1	29	150
	2	23	147		2	31	156
	3	17	22		3	25	31
	4	22	146		4	30	155
	5	20	140		5	28	149
	6	19	28		6	27	37
	7	16	21		7	24	30
U5	0	34	87	U6	0	42	96
	1	37	201		1	45	210
	2	39	207		2	47	216
	3	33	82		3	41	91
	4	38	206		4	46	215
	5	36	200		5	44	209
	6	35	88		6	43	97
	7	32	81		7	40	90
U7	0	50	105	U8	0	58	114
	1	53	219		1	61	228
	2	55	225		2	63	234
	3	49	100		3	57	109
	4	54	224		4	62	233
	5	52	218		5	60	227
	6	51	106		6	59	115
	7	48	99		7	56	108




Table 8: Component-to-Module DQ Map (Continued)

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U10	0	61	228	U11	0	53	219
	1	58	114		1	50	105
	2	57	109		2	49	100
	3	63	234		3	55	225
	4	56	108		4	48	99
	5	59	115		5	51	106
	6	60	227		6	52	218
	7	62	233		7	54	224
U12	0	45	210	U13	0	37	201
	1	42	96		1	34	87
	2	41	91		2	33	82
	3	47	216		3	39	207
	4	40	90		4	32	81
	5	43	97		5	35	88
	6	44	209		6	36	200
	7	46	215		7	38	206
U14	0	29	150	U15	0	21	141
	1	26	36		1	18	27
	2	25	31		2	17	22
	3	31	156		3	23	147
	4	24	30		4	16	21
	5	27	37		5	19	28
	6	28	149		6	20	140
	7	30	155		7	22	146
U16	0	13	132	U17	0	5	123
	1	10	18		1	2	9
	2	9	13		2	1	4
	3	15	138		3	7	129
	4	8	12		4	0	3
	5	11	19		5	3	10
	6	12	131		6	4	122
	7	14	137		7	6	128



Functional Block Diagram

Figure 2: Functional Block Diagram



Note: 1. The ZQ ball on each DDR3 component is connected to an external 240Ω resistor that is tied to ground. Used for the calibration of the component's on-die termination and output driver.



2GB, 4GB, 8GB (x64, DR) 240-Pin DDR3 UDIMM General Description

General Description

DDR3 SDRAM modules are high-speed, CMOS dynamic random access memory modules that use internally configured 8-bank DDR3 SDRAM devices. DDR3 SDRAM modules use DDR architecture to achieve high-speed operation. DDR3 architecture is essentially an 8*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR3 SDRAM module effectively consists of a single 8*n*-bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR3 modules use two sets of differential signals: DQS, DQS# to capture data and CK and CK# to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals.

Fly-By Topology

DDR3 modules use faster clock speeds than earlier DDR technologies, making signal quality more important than ever. For improved signal quality, the clock, control, command, and address buses have been routed in a fly-by topology, where each clock, control, command, and address pin on each DRAM is connected to a single trace and terminated (rather than a tree structure, where the termination is off the module near the connector). Inherent to fly-by topology, the timing skew between the clock and DQS signals can be easily accounted for by using the write-leveling feature of DDR3.

Serial Presence-Detect EEPROM Operation

DDR3 SDRAM modules incorporate serial presence-detect. The SPD data is stored in a 256-byte EEPROM. The first 128 bytes are programmed by Micron to comply with JEDEC standard JC-45, "Appendix X: Serial Presence Detect (SPD) for DDR3 SDRAM Modules." These bytes identify module-specific timing parameters, configuration information, and physical attributes. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device occur via a standard $\rm I^2C$ bus using the DIMM's SCL (clock) SDA (data), and SA (address) pins. Write protect (WP) is connected to $\rm V_{SS}$, permanently disabling hardware write protection. For further information refer to Micron technical note TN-04-42, "Memory Module Serial Presence-Detect."

2GB, 4GB, 8GB (x64, DR) 240-Pin DDR3 UDIMM Electrical Specifications

Electrical Specifications

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in each device's data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 9: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units
V _{DD}	V_{DD} supply voltage relative to V_{SS}	-0.4	1.975	V
V _{IN} , V _{OUT}	Voltage on any pin relative to V _{SS}	-0.4	1.975	V

Table 10: Operating Conditions

Symbol	Parameter		Min	Nom	Мах	Units	Notes
V _{DD}	V _{DD} supply voltage		1.425	1.5	1.575	V	
I _{VTT}	Termination reference current from V	nation reference current from V _{TT}		_	600	mA	
V _{TT}	Termination reference voltage – comr bus	nand address	0.483 x V _{DD}	0.5 x V _{DD}	0.517 x V _{DD}	V	1
I _I	Input leakage current; Any input $0V \le V_{IN} \le V_{DD}$; V_{REF} input $0V \le V_{IN} \le 0.95V$	Address inputs RAS#, CAS#, WE#, BA	-32	0	32	μA	
	(All other pins not under test = 0V)	S#, CKE, ODT, CK, CK#	-16	0	16		
		DM	-4	0	4		
I _{oz}	Output leakage current; $0V \le V_{OUT} \le V_{DDQ}$; DQs and ODT are disabled	DQ, DQS, DQS#	-10	0	10	μА	
I _{VREF}	V_{REF} leakage current; V_{REF} = valid V_{REF}	level	-16	0	16	μΑ	
T _A	Module ambient operating tempera-	Commercial	0	_	70	°C	2, 3
	ture	Industrial	-40	_	85	°C	
T _C	DDR3 SDRAM component case oper-	Commercial	0	-	95	°C	2, 3, 4
	ating temperature	Industrial	-40	-	95	°C]

Notes

- 1. V_{TT} termination voltage in excess of the stated limit will adversely affect the command and address signals' voltage margin and will reduce timing margins.
- 2. T_A and T_C are simultaneous requirements.
- 3. For further information, refer to technical note TN-00-08: "Thermal Applications," available on Micron's Web site.
- 4. The refresh rate is required to double when 85° C < $T_C \le 95^{\circ}$ C.

2GB, 4GB, 8GB (x64, DR) 240-Pin DDR3 UDIMM DRAM Operating Conditions

DRAM Operating Conditions

Recommended AC operating conditions are given in the DDR3 component data sheets. Component specifications are available on Micron's web site. Module speed grades correlate with component speed grades, as shown below.

Table 11: Module and Component Speed Grades

DDR3 components may exceed the listed module speed grades; module may not be available in all listed speed grades

Module Speed Grade	Component Speed Grade
-2G1	-093
-1G9	-107
-1G6	-125
-1G4	-15E
-1G1	-187E
-1G0	-187
-80C	-25E
-80B	-25

Design Considerations

Simulations

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

Power

Operating voltages are specified at the DRAM, not at the edge connector of the module. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.



I_{DD} Specifications

Table 12: DDR3 I_{DD} Specifications and Conditions – 2GB (Die Revision G)

Values are for the MT41J128M8 DDR3 SDRAM only and are computed from values specified in the 1Gb (128 Meg x 8) component data sheet

Parameter	Symbol	1866	1600	1333	1066	Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE	I _{DD0} ¹	656	656	616	576	mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE	I _{DD1} ¹	816	816	776	736	mA
Precharge power-down current: Slow exit	I _{DD2P0} ²	192	192	192	192	mA
Precharge power-down current: Fast exit	I _{DD2P1} ²	560	480	480	400	mA
Precharge quiet standby current	I _{DD2Q} ²	720	640	560	560	mA
Precharge standby current	I _{DD2N} ²	800	720	640	560	mA
Precharge standby ODT current	I _{DD2NT} ²	576	536	496	456	mA
Active power-down current	I _{DD3P} ²	560	560	480	480	mA
Active standby current	I _{DD3N} ²	800	720	640	640	mA
Burst read operating current	I _{DD4R} ¹	1336	1216	1096	936	mA
Burst write operating current	I _{DD4W} 1	1376	1256	1096	976	mA
Refresh current	I _{DD5B} ¹	1496	1456	1416	1376	mA
Self refresh temperature current: MAX T _C = 85°C	I _{DD6} ²	128	128	128	128	mA
Self refresh temperature current (SRT-enabled): MAX $T_C = 95$ °C	I _{DD6ET} ²	160	160	160	160	mA
All banks interleaved read current	I _{DD7} ¹	2160	2056	1976	1656	mA
Reset current	I _{DD8} ²	224	224	224	224	mA

Notes: 1. One module rank in the active I_{DD} ; the other rank in I_{DD2P0} (slow exit).



Table 13: DDR3 I_{DD} Specifications and Conditions – 4GB (Die Revision M)

Values are for the MT41J256M8 DDR3 SDRAM only and are computed from values specified in the 2Gb (256 Meg x 8) component data sheet

Parameter	Symbol	1866	1600	1333	1066	Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE	I _{DD0} ¹	696	656	616	576	mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE	I _{DD1} ¹	776	736	696	656	mA
Precharge power-down current: Slow exit	I _{DD2P0} ²	192	192	192	192	mA
Precharge power-down current: Fast exit	I _{DD2P1} ²	672	592	512	432	mA
Precharge quiet standby current	I _{DD2Q} ²	720	640	560	480	mA
Precharge standby current	I _{DD2N} ²	768	688	608	528	mA
Precharge standby ODT current	I _{DD2NT} ²	496	456	416	376	mA
Active power-down current	I _{DD3P} ²	880	800	720	640	mA
Active standby current	I _{DD3N} ²	960	880	800	720	mA
Burst read operating current	I _{DD4R} ¹	1464	1344	1224	1136	mA
Burst write operating current	I _{DD4W} 1	1376	1256	1136	1016	mA
Refresh current	I _{DD5B} ¹	1696	1656	1616	1576	mA
Self refresh temperature current: MAX $T_C = 85^{\circ}C$	I _{DD6} ²	192	192	192	192	mA
Self refresh temperature current (SRT-enabled): MAX T _C = 95°C	I _{DD6ET} ²	216	216	216	216	mA
All banks interleaved read current	I _{DD7} ¹	2136	2016	1896	1776	mA
Reset current	I _{DD8} ²	208	208	208	208	mA

Notes: 1. One module rank in the active I_{DD}; the other rank in I_{DD2P0} (slow exit).



Table 14: DDR3 I_{DD} Specifications and Conditions – 4GB (Die Revision K)

Values are for the MT41J256M8 DDR3 SDRAM only and are computed from values specified in the 2Gb (256 Meg x 8) component data sheet

Parameter	Symbol	1866	1600	1333	1066	Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE	I _{DD0} ¹	440	432	424	408	mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE	I _{DD1} ¹	560	544	528	496	mA
Precharge power-down current: Slow exit	I _{DD2P0} ²	192	192	192	192	mA
Precharge power-down current: Fast exit	I _{DD2P1} ²	240	240	240	240	mA
Precharge quiet standby current	I _{DD2Q} ²	352	352	352	352	mA
Precharge standby current	I _{DD2N} ²	368	368	368	368	mA
Precharge standby ODT current	I _{DD2NT} ²	384	368	352	328	mA
Active power-down current	I _{DD3P} ²	352	352	352	352	mA
Active standby current	I _{DD3N} ²	592	560	528	496	mA
Burst read operating current	I _{DD4R} ¹	976	896	800	696	mA
Burst write operating current	I _{DD4W} 1	1008	920	824	728	mA
Refresh current	I _{DD5B} ¹	1568	1552	1544	1528	mA
Self refresh temperature current: MAX $T_C = 85^{\circ}C$	I _{DD6} ²	192	192	192	192	mA
Self refresh temperature current (SRT-enabled): MAX $T_C = 95^{\circ}C$	I _{DD6ET} ²	216	216	216	216	mA
All banks interleaved read current	I _{DD7} ¹	1464	1400	1352	1120	mA
Reset current	I _{DD8} ²	208	208	208	208	mA

Notes: 1. One module rank in the active I_{DD}; the other rank in I_{DD2P0} (slow exit).



Table 15: DDR3 I_{DD} Specifications and Conditions – 8GB (Die Revision D)

Values are for the MT41J512M8 DDR3 SDRAM only and are computed from values specified in the 4Gb (512 Meg x 8) component data sheet

Parameter	Symbol	1866	1600	1333	1066	Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE	I _{DD0} ¹	840	760	680	640	mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE	I _{DD1} ¹	896	856	816	776	mA
Precharge power-down current: Slow exit	I _{DD2P0} ²	320	320	320	320	mA
Precharge power-down current: Fast exit	I _{DD2P1} ²	672	592	512	480	mA
Precharge quiet standby current	I _{DD2Q} ²	832	752	672	624	mA
Precharge standby current	I _{DD2N} ²	880	800	720	672	mA
Precharge standby ODT current	I _{DD2NT} ²	600	560	520	480	mA
Active power-down current	I _{DD3P} ²	1088	1008	928	848	mA
Active standby current	I _{DD3N} ²	1072	992	912	832	mA
Burst read operating current	I _{DD4R} ¹	1816	1656	1496	1336	mA
Burst write operating current	I _{DD4W} 1	1640	1480	1320	1160	mA
Refresh current	I _{DD5B} ¹	2000	1920	1840	1800	mA
Self refresh temperature current: MAX $T_C = 85^{\circ}C$	I _{DD6} ²	352	352	352	352	mA
Self refresh temperature current (SRT-enabled): MAX $T_C = 95^{\circ}C$	I _{DD6ET} ²	448	448	448	448	mA
All banks interleaved read current	I _{DD7} ¹	2800	2480	2160	1840	mA
Reset current	I _{DD8} ²	352	352	352	352	mA

Notes: 1. One module rank in the active I_{DD} ; the other rank in I_{DD2P0} (slow exit).



Table 16: DDR3 I_{DD} Specifications and Conditions – 8GB (Die Revisions E and J)

Values are for the MT41J512M8 DDR3 SDRAM only and are computed from values specified in the 4Gb (512 Meg x 8) component data sheet

Parameter	Symbol	1866	1600	1333	1066	Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE	I _{DD0} ¹	640	584	520	496	mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE	I _{DD1} ¹	704	672	540	616	mA
Precharge power-down current: Slow exit	I _{DD2P0} ²	288	288	288	288	mA
Precharge power-down current: Fast exit	I _{DD2P1} ²	592	512	448	416	mA
Precharge quiet standby current	I _{DD2Q} ²	560	512	448	416	mA
Precharge standby current	I _{DD2N} ²	560	512	464	448	mA
Precharge standby ODT current	I _{DD2NT} ²	480	456	424	400	mA
Active power-down current	I _{DD3P} ²	656	608	560	512	mA
Active standby current	I _{DD3N} ²	656	608	560	512	mA
Burst read operating current	I _{DD4R} ¹	1536	1400	1264	1128	mA
Burst write operating current	I _{DD4W} 1	1272	1144	1024	904	mA
Refresh current	I _{DD5B} ¹	2080	2024	1968	1936	mA
Self refresh temperature current: MAX $T_C = 85^{\circ}C$	I _{DD6} ²	320	320	320	320	mA
Self refresh temperature current (SRT-enabled): MAX $T_C = 95^{\circ}C$	I _{DD6ET} ²	400	400	400	400	mA
All banks interleaved read current	I _{DD7} 1	2152	1904	1664	1424	mA
Reset current	I _{DD8} ²	320	320	320	320	mA

Notes: 1. One module rank in the active I_{DD}; the other rank in I_{DD2P0} (slow exit).



Serial Presence-Detect EEPROM

For the latest SPD data, refer to Micron's SPD page: www.micron.com/SPD.

Table 17: Serial Presence-Detect EEPROM DC Operating Conditions

All voltages referenced to V_{DDSPD}

Parameter/Condition	Symbol Min		Max	Units
Supply voltage	V _{DDSPD}	3.0	3.6	V
Input low voltage: Logic 0; All inputs	V _{IL}	-0.45	V _{DDSPD} x 0.3	V
Input high voltage: Logic 1; All inputs	V _{IH}	V _{DDSPD} x 0.7	V _{DDSPD} + 1.0	V
Output low voltage: I _{OUT} = 3mA	V _{OL}	_	0.4	V
Input leakage current: $V_{IN} = GND$ to V_{DD}	I _{LI}	0.1	2.0	μΑ
Output leakage current: V _{OUT} = GND to V _{DD}	I _{LO}	0.05	2.0	μΑ

Table 18: Serial Presence-Detect EEPROM AC Operating Conditions


Parameter/Condition	Symbol	Min	Max	Units	Notes
Clock frequency	tSCL	10	400	kHz	
Clock pulse width HIGH time	tHIGH	0.6	-	μs	
Clock pulse width LOW time	tLOW	1.3	_	μs	
SDA rise time	^t R	-	300	μs	1
SDA fall time	^t F	20	300	ns	1
Data-in setup time	tSU:DAT	100	_	ns	
Data-in hold time	tHD:DI	0	_	μs	
Data-out hold time	tHD:DAT	200	900	ns	
Data out access time from SCL LOW	tAA:DAT	0.2	0.9	μs	2
Start condition setup time	tSU:STA	0.6	_	μs	3
Start condition hold time	tHD:STA	0.6	_	μs	
Stop condition setup time	tSU:STO	0.6	_	μs	
Time the bus must be free before a new transition can start	^t BUF	1.3	-	μs	
WRITE time	tW	_	10	ms	

- Notes: 1. Guaranteed by design and characterization, not necessarily tested.
 - 2. To avoid spurious start and stop conditions, a minimum delay is placed between the falling edge of SCL and the falling or rising edge of SDA.
 - 3. For a restart condition, or following a WRITE cycle.



Module Dimensions

Figure 3: 240-Pin DDR3 UDIMM



Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.

2. The dimensional diagram is for reference only. Refer to the JEDEC MO document for additional design dimensions.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/productsupport Customer Comment Line: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.